10+
Principal Digital Design Engineer (AI Fabric)
12/30/2025
The Principal Digital Design Engineer will architect and implement next-generation digital designs for high-performance connectivity solutions. Responsibilities include developing complex digital blocks, collaborating with verification teams, and driving designs to production.
Working Hours
40 hours/week
Company Size
201-500 employees
Language
English
Visa Sponsorship
No
About The Company
Astera Labs is a global leader in purpose-built connectivity solutions that unlock the full potential of AI and cloud infrastructure. Our Intelligent Connectivity Platform integrates PCIe®, CXL®, and Ethernet semiconductor-based solutions and the COSMOS software suite of system management and optimization tools to deliver a software-defined architecture that is both scalable and customizable. Inspired by trusted relationships with hyperscalers and the data center ecosystem, we are an innovation leader delivering products that are flexible and interoperable. Discover how we are transforming modern data-driven applications at
www.asteralabs.com.
About the Role
<div class="content-intro"><p><span data-teams="true">Astera Labs (NASDAQ: ALAB) provides rack-scale AI infrastructure through purpose-built connectivity solutions. By collaborating with hyperscalers and ecosystem partners, Astera Labs enables organizations to unlock the full potential of modern AI. Astera Labs’ Intelligent Connectivity Platform integrates CXL®, Ethernet, NVLink, PCIe®, and UALink™ semiconductor-based technologies with the company’s COSMOS software suite to unify diverse components into cohesive, flexible systems that deliver end-to-end scale-up, and scale-out connectivity. The company’s custom connectivity solutions business complements its standards-based portfolio, enabling customers to deploy tailored architectures to meet their unique infrastructure requirements. Discover more at <a id="menurhut" class="fui-Link ___1q1shib f2hkw1w f3rmtva f1ewtqcl fyind8e f1k6fduh f1w7gpdv fk6fouc fjoy568 figsok6 f1s184ao f1mk8lai fnbmjn9 f1o700av f13mvf36 f1cmlufx f9n3di6 f1ids18y f1tx3yz7 f1deo86v f1eh06m1 f1iescvh fhgqx19 f1olyrje f1p93eir f1nev41a f1h8hb77 f1lqvz6u f10aw75t fsle3fq f17ae5zn" href="http://www.asteralabs.com/" target="_blank">www.asteralabs.com</a>.</span></p></div><p><strong>Overview</strong></p>
<p>Join our team as <strong>Principal Digital Design Engineer </strong>to architect and implement next-generation digital designs for high-performance connectivity solutions. You'll own complex blocks from micro-architecture through silicon bring-up, driving RTL implementation and collaborating with verification, PD and DFT teams to deliver high performance products in a fast-paced, collaborative environment.</p>
<p><strong>Key Responsibilities</strong></p>
<ul>
<li>Develop and implement complex digital blocks and subsystems by defining micro-architecture and driving digital design.</li>
<li>Collaborate with verification teams to develop test plans, achieve coverage closure, and debug complex issues.</li>
<li>Lead efforts to achieve timing closure and implement Design-for-Test (DFT) features for optimal design performance.</li>
<li>Work closely with post-silicon teams to facilitate silicon bring-up and debug.</li>
<li>Mentor junior engineers to develop their technical skills and expertise.</li>
<li>Actively contribute to the development and improvement of silicon development processes.</li>
<li>Drive designs to production, ensuring accountability for quality, schedule, and overall design success.</li>
</ul>
<p><strong>Required Qualifications:</strong></p>
<p><strong>Education & Experience:</strong></p>
<ul>
<li>Bachelor’s degree in electrical engineering or equivalent.</li>
<li>8+ years of hands-on experience developing complex SoC/silicon products in Server, Storage, and/or Networking markets</li>
</ul>
<p><strong>Digital Design Expertise:</strong></p>
<ul>
<li>Architecture definition and micro-architecture development</li>
<li>RTL coding, functional simulation, and synthesis</li>
<li>Timing closure and gate-level simulation (GLS)</li>
<li>Design for test (DFT) implementation</li>
<li>Production experience with advanced CMOS nodes (≤7nm)</li>
</ul>
<p><strong>Protocols & Integration:</strong></p>
<ul>
<li>Deep expertise in at least one high-speed protocol—PCIe , Ethernet, Infiniband, DDR, or similar</li>
<li>Third-party IP integration and verification.</li>
<li>Block-level design ownership from architecture through GDS</li>
</ul>
<p><strong>Tools & Methodologies:</strong></p>
<ul>
<li>Proficiency with Cadence and/or Synopsys digital design flows</li>
<li>Familiarity with UVM-based verification methodologies.</li>
<li>Silicon bring-up, debug, and failure analysis expertise</li>
</ul>
<p><strong>Professional Attributes:</strong></p>
<ul>
<li>Strong work ethic with the ability to balance multiple priorities in a dynamic environment</li>
<li>Excellent communication and collaboration skills; comfortable working cross-functionally with global teams</li>
<li>Self-directed learner who thrives with minimal supervision and adapts quickly to changing requirements</li>
<li>Customer-focused mindset with ability to translate business needs into technical excellence</li>
</ul>
<p><strong>Preferred Qualifications</strong></p>
<ul>
<li>Track record of delivering multiple high-performance designs to production in data-center environments</li>
<li>Hands-on collaboration with embedded firmware teams; deep understanding of firmware development challenges and constraints</li>
<li>Familiarity with standard embedded processor subsystems (RISC-V, Arm, etc.)</li>
<li>Proven contributions to design methodology, CAD automation, or design infrastructure to improve productivity or design quality</li>
</ul><div class="content-conclusion"><p>We know that creativity and innovation happen more often when teams include diverse ideas, backgrounds, and experiences, and we actively encourage everyone with relevant experience to apply, including people of color, LGBTQ+ and non-binary people, veterans, parents, and individuals with disabilities.</p></div>
Key Skills
Digital DesignMicro-ArchitectureRTL CodingFunctional SimulationSynthesisTiming ClosureDesign For TestSilicon Bring-UpDebugVerificationHigh-Speed ProtocolsThird-Party IP IntegrationCadenceSynopsysUVMFirmware Development
Categories
TechnologyEngineeringData & AnalyticsSoftware
Apply Now
Please let Astera Labs know you found this job on InterviewPal. This helps us grow!
Prepare for Your Interview
We scan and aggregate real interview questions reported by candidates across thousands of companies. This role already has a tailored question set waiting for you.
Elevate your application
Generate a resume, cover letter, or prepare with our AI mock interviewer tailored to this job's requirements.